MIPI CSI-2 Receiver IP core

Share this on social media:

Sensor to Image, a Euresys company, has released a MIPI CSI-2 Receiver IP core. MIPI CSI-2 is one of the most widely used camera sensor interfaces. Many applications require the connection to an FPGA for advanced image pre-processing and further transfer to a host system. Sensor to Image’s MIPI CSI-2 Receiver IP core provides a solution for decoding video streams from CSI-2 sensors in a Xilinx FPGA. In order to shorten the development time, the IP core is delivered with a fully working reference design including Sensor to Image’s MVDK and an IMX274 MIPI FMC module.

At a glance:
- MIPI CSI-2 receiver and decoding block
- Configurable number of MIPI Lanes
- Using Xilinx D-PHY IP
- Delivered with a reference design for fast development

Stephen Su shares how Arm’s Cortex-M85 processor and software ecosystem can be leveraged to overcome the constraints of microcontroller unit platforms

16 March 2023

Stephen Su shares how Arm’s Cortex-M85 processor and software ecosystem can be leveraged to overcome the constraints of microcontroller unit platforms

16 March 2023

The FSM-IMX570 Devkit provides a simple, coherent framework for quickly developing a working prototype of an indirect time-of-flight embedded vision system

15 March 2023

Maharajan Veerabahu, co-founder at E-Con Systems, shares the industries in which embedded vision and AI integration shows great promise

15 March 2023

Jan-Erik Schmitt, of Vision Components, charts the rise of embedded vision and the many advantages the technology has to offer

14 March 2023