Thanks for visiting Imaging and Machine Vision Europe.

You're trying to access an editorial feature that is only available to logged in, registered users of Imaging and Machine Vision Europe. Registering is completely free, so why not sign up with us?

By registering, as well as being able to browse all content on the site without further interruption, you'll also have the option to receive our magazine (multiple times a year) and our email newsletters.

Kintex UltraScale KU115 FPGA

Share this on social media:

Xilinx has announced the expansion of its 20 nm portfolio with shipment of the Kintex UltraScale KU115 FPGA.  As the flagship of the Kintex UltraScale family, the KU115 offers the highest DSP count available in a single programmable device, doubling the DSP resources previously available. This DSP-optimized KU115 FPGA targets data center compute acceleration and signal processing applications including data center, video and medical imaging, broadcast systems, and radar.  With the KU115 now shipping to multiple customers, Xilinx has delivered its fourth 20 nm UltraScale device of this portfolio.  The adoption momentum and user feedback of the UltraScale family indicates great value to Xilinx’s customers, such as the engineers at Google Maps who have found it helpful in their endeavors to map the world.

The Kintex UltraScale KU115 FPGA is optimized for a full range of DSP-intensive operations

ranging from floating point to fixed point.  Delivering up to 8,181 GMACs for symmetric filtering applications, the embedded DSP block includes enhancements for high definition video encoding, FEC (forward error correction) and CRC (cyclical redundancy check) for wired communications systems and for complex filtering and arithmetic commonly used in wireless communications and aerospace. With more efficient resource utilization per operation, the KU115’s optimal performance-per-watt meets the needs of processing-intensive systems with stringent power and thermal requirements. Combined with high level abstraction tools including Vivado High Level Synthesis and Xilinx’s software defined development environment for OpenCL, the family provides a complete solution to minimize compute-bottlenecks when designing and implementing DSP-intensive algorithms.

The Kintex UltraScale FPGAs deliver up to 1.16M logic cells, 5,520 optimized DSP slices, 76 Mbits of block RAM, 16.3Gbps backplane-capable transceivers, PCIe Gen3 hard blocks, integrated 100Gb/s Ethernet MAC and 150 Gb/s Interlaken IP Cores, and DDR4 memory interfaces operating at 2,400 Mb/s. Kintex devices established the new mid-range with best price/performance at the lowest power in 28 nm, and offer the highest DSP count available at 20 nm.

Company: